

**GROUP-III NITRIDE SEMICONDUCTOR DEVICE, PRODUCTION
METHOD THEREOF AND LIGHT-EMITTING DIODE**

CROSS-REFERENCE TO RELATED APPLICATIONS

[01] This application claims benefit of Provisional Application 60/422,121 filed October 30, 2002, incorporated herein by reference, under 35 U.S.C. § 111(b) pursuant to 35 U.S.C. § 119 (e) (1).

BACKGROUND OF THE INVENTION

1. Field of the Invention:

[02] The present invention relates to a Group-III nitride semiconductor device comprising a crystal substrate having thereon a Group-III nitride semiconductor $(Al_xGa_yIn_{1-(x+y)}N: 0 \leq x < 1, 0 < y \leq 1 \text{ and } 0 < x+y \leq 1)$ crystal layer, and an ohmic electrode having a low contact resistance provided thereon via a low dislocation density boron phosphide crystal layer.

2. Related Art:

[03] Known examples of a Group-III nitride semiconductor device include a gallium nitride (GaN)-based light emitting diode (LED) or laser diode (LD) and a Schottky contact-type field-effect transistor (MESFET) (see, for example, Patent Document 1). These devices have a stacked structure comprising a functional layer composed of aluminum gallium indium nitride $(Al_aGa_bIn_cN: 0 \leq a, b, c \leq 1, a+b+c=1)$ mixed crystal or the like (see, for example, Patent Document 2). For example, a gallium indium nitride mixed crystal $(Ga_bIn_cN: 0 < b, c < 1, b+c=1)$ containing GaN having a band gap of about 3.4 eV

at room temperature is used as a light-emitting layer in short-wavelength LED or LD devices (see, for example, Patent Document 3). The device is fabricated by providing an ohmic electrode in ohmic contact with a part of the functional layer constituting the stacked structure. For example, titanium (Ti) and aluminum (Al) may be stacked on the surface of an n-type gallium nitride (GaN) electron supply layer to provide ohmic source and drain electrodes, to thereby fabricate a high mobility field-effect transistor (see, for example, Non-Patent Document 1).

[04] Furthermore, the $\text{Al}_a\text{Ga}_b\text{In}_c\text{N}$ ($0 \leq a, b, c \leq 1$, $a+b+c=1$) mixed crystal constituting the Group-III nitride semiconductor device is conventionally deposited on sapphire ($\alpha\text{-Al}_2\text{O}_3$) as a substrate (see, for example, Patent Document 4). However, a large lattice mismatching is present between the sapphire and the $\text{Al}_a\text{Ga}_b\text{In}_c\text{N}$ ($0 \leq a, b, c \leq 1$, $a+b+c=1$) mixed crystal or the like. For example, the degree of the lattice mismatching between the sapphire and Wurtzite crystal structure GaN is as large as about 16% (see, Non-Patent Document 2). Therefore, for example, the inside of a gallium nitride layer grown on the sapphire substrate contains a large amount of dislocations in the order of about $1 \times 10^5/\text{cm}^2$ due to the large lattice mismatching therebetween (see, Non-Patent Document 3).

Patent Document 1

[05] U.S. Patent 6,069,021, specification

Patent Document 2

[06] JP-A-10-56202 (the term “JP-A” as used herein means an “unexamined published Japanese patent application”)

Patent Document 3

[07] JP-B-55-3834 (the term “JP-B” as used herein means an “examined Japanese patent publication”)

Patent Document 4

[08] JP-A-10-107315

Non-Patent Document 1

[09] Isamu Akasaki (compiler), Advanced Electronics Series, I-21, Group-III Nitride Semiconductor, 1st edition, pp. 288-289, Baifukan (December 8, 1999)

Non-Patent Document 2

[10] Isamu Akasaki, Hiroshi AMANO, Yasuo KOIDE, Kazumasa HIRAMATSU and Nobuhiko SAWAKI, “Effects of AlN Buffer Layer on Crystallographic Structure and on Electrical and Optical Properties of GaN and Gal-XAlXN ($0 < X \leq 0.4$) Films Grown on Sapphire Substrate by MOVPE”, Journal of Crystal Growth (the Netherlands), Vol. 98, pp. 209-219 (1989).

Non-Patent Document 3

[11] Isamu Akasaki (compiler), Advanced Electronics Series, I-21, Group-III Nitride Semiconductor, 1st edition, pp. 211-213, Baifukan (December 8, 1999)

[12] However, the band gap, for example, of hexagonal Wurtzite crystal structure GaN is as high as about 3.4 eV at room temperature and the Group-III nitride semiconductor ($\text{Al}_a\text{Ga}_b\text{In}_c\text{N}$: $0 \leq a, b, c \leq 1$, $a+b+c=1$) mixed crystal layer on which an ohmic contact electrode is generally provided has a high band gap.

[13] Because of this, an ohmic electrode having sufficiently low contact resistance can hardly be obtained. Furthermore, the $\text{Al}_a\text{Ga}_b\text{In}_c\text{N}$ crystal layer grown on a sapphire substrate has a problem in that device operating current can leak through dislocation present with a high density in the crystal. As a result, an ohmic electrode having excellent breakdown voltage cannot be formed.

SUMMARY OF THE INVENTION

[14] The present invention has been achieved by taking into account the above-described problems of the prior art, and an object of the present invention is to provide a Group-III nitride semiconductor device comprising an ohmic electrode having a low contact resistance and free from local breakdown.

[15] As a result of extensive investigations to solve these problems, the present inventors have found that the above-described object is attained by providing a boron phosphide crystal layer having a low dislocation density and excellent crystallinity on a Group-III nitride semiconductor crystal layer, and disposing an ohmic electrode in contact with the surface of the boron

phosphide crystal layer. The present invention has been accomplished based on this finding.

[16] More specifically, the present invention provides (1) a Group-III nitride semiconductor device comprising a crystal substrate, an electrically conducting Group-III nitride semiconductor $(\text{Al}_x\text{Ga}_y\text{In}_{1-(x+y)}\text{N})$: $0 \leq X < 1$, $0 < Y \leq 1$ and $0 < X + Y \leq 1$) crystal layer vapor-phase grown on the crystal substrate, and an ohmic electrode, wherein an electrically conducting boron phosphide crystal layer is provided between the ohmic electrode and the Group-III nitride semiconductor crystal layer, and the ohmic electrode is disposed in contact with the boron phosphide crystal layer; (2) the Group-III nitride semiconductor device as described in (1) above, wherein a non-crystalline layer containing boron and phosphorus is provided between the Group-III nitride semiconductor crystal layer and the boron phosphide crystal layer; (3) the Group-III nitride semiconductor device as described in (1) or (2) above, wherein the boron phosphide crystal layer is constituted by an undoped electrically conducting layer not having intentionally added thereto an impurity and having the same conduction type as the group-III nitride semiconductor; (4) the Group-III nitride semiconductor device as described in any one of (1) to (3) above, wherein the boron phosphide crystal layer is provided on the {0001}-surface of the Group-III nitride semiconductor crystal layer and the boron phosphide crystal layer is an electrically conducting {111}-oriented layer; (5) the Group-III nitride semiconductor device as described in any one of (1) to (4) above, wherein the inside of the

boron phosphide crystal layer containing a stacking fault or a twin with the twin (boundary) being a {111}-plane along the $\langle 111 \rangle$ -crystal azimuth of the boron phosphide crystal layer; (6) the Group-III nitride semiconductor device as described in any one of (1) to (5) above, wherein the total density of threading dislocations and misfit dislocations inside the boron phosphide crystal layer is $1 \times 10^4/\text{cm}^2$ or less; (7) a method for producing the Group-III nitride semiconductor device described in (1) to (6) above, which comprises forming the Group-III nitride semiconductor crystal layer and the boron phosphide crystal layer on the crystal substrate by a metal-organic chemical vapor deposition process; and (8) a light-emitting diode comprising the Group-III nitride semiconductor device described in (1) to (6) above, and which has a pn-junction type double heterojunction structure.

BRIEF DESCRIPTION OF THE DRAWINGS

[17] Fig. 1 is a cross-sectional view showing a first embodiment of the Group-III nitride semiconductor device of the present invention.

[18] Fig. 2 is a cross-sectional view showing a second embodiment of the Group-III nitride semiconductor device of the present invention.

[19] Fig. 3 is a cross-sectional schematic view of a light-emitting diode described in Example 1.

[20] Fig. 4 is a cross-sectional schematic view of a light-emitting diode described in Example 2.

DETAILED DESCRIPTION OF THE INVENTION

[21] The present invention is described in further detail below by reference to the drawings. However, the present invention should not be construed as being limited thereto.

[22] Fig. 1 is a cross-sectional view showing a first embodiment of the Group-III nitride semiconductor device according to the present invention.

[23] As shown in Fig. 1, the Group-III nitride semiconductor device 1 of this practical embodiment is fabricated by stacking a stacked structure 11 on a substrate 101. For the substrate 101, a sapphire crystal with the surface having a {0.0.0.1} surface is used. The stacked structure 11 comprises a lower clad layer 102 composed of n-type GaN, an n-type boron phosphide layer 103, a light-emitting layer 104 composed of n-type $\text{Ga}_{0.9}\text{In}_{0.1}\text{N}$, an upper clad layer 105 composed of p-type GaN layer, and a p-type boron phosphide layer 106, which are stacked in this order. Each of the light-emitting layer 104, the upper clad layer 105 and the p-type boron phosphide layer 106 is partially removed and on a part of the surface of the exposed n-type boron phosphide layer 103, an n-type ohmic electrode 107 is provided in contact with layer 103. Furthermore, on the surface of the p-type boron phosphide layer 106, a p-type ohmic electrode 108 is provided in contact with layer 106.

[24] As such, the Group-III nitride semiconductor device 1 comprises an n-type lower layer part 21 consisting of a lower clad layer 102, an n-type boron phosphide layer 103 and an n-type ohmic layer 107, and a p-type upper layer

part 20 consisting of a light-emitting layer 104, an upper clad layer 105, a p-type boron phosphide layer 106 and a p-type ohmic electrode 108.

[25] The Group-III nitride semiconductor device 1 having such a constitution is a pn-junction type double hetero (DH) structure LED.

[26] The Group-III nitride semiconductor device 1 of this first embodiment is advantageous particularly in the case of using a single crystal having a large lattice mismatching with a Group-III nitride semiconductor, as the substrate 101, to grow thereon a Group-III nitride semiconductor crystal layer as the lower clad layer 102. Accordingly, this embodiment is particularly effective when a conventionally employed an oxide single crystal, gallium arsenide (GaAs), gallium phosphide, cubic or hexagonal silicon carbide (SiC), silicon (Si) single crystal (silicon) or the like is used as the substrate on which a Group-III nitride semiconductor crystal layer is formed. The temperature suitable for the growth of a Group-III nitride semiconductor crystal layer is generally high and therefore, SiC, α -Al₂O₃ and Si crystals and the like having excellent heat resistance are preferred as the substrate.

[27] Also, for example, a cubic zinc-blende structure single crystal having a {100}- or {110}-surface is preferably used as the substrate 101. When such a substrate is used, a Group-III nitride semiconductor crystal layer having a {0.0.0.1} or {1.1.-2.0.} surface can be deposited on the substrate. The Group-III nitride semiconductor layer having a {0.0.0.1.} or {1.1.-2.0.} surface can be suitably used for depositing a boron phosphide layer which is described below.

[28] Furthermore, a characteristic feature of the Group-III nitride semiconductor device 1 is that boron phosphide layers 103 and 106 are provided in contact with the n-type and p-type Group-III nitride semiconductor layers 102 and 105, respectively. The boron phosphide layers 103 and 106 each functions as an electrically conducting layer on which an ohmic electrode 107 or 108 having particularly low contact resistance is provided. For forming the n-type or p-type ohmic electrode having low contact resistance, the semiconductor layer on which the electrode is provided is preferably a low-resistance crystal layer having a carrier concentration of $1 \times 10^{18} \text{ cm}^{-3}$ or more, more preferably $1 \times 10^{19} \text{ cm}^{-3}$ or more, and also is preferably a crystal layer having a low dislocation density and capable of inhibiting the propagation of dislocations originating from the substrate or Group-III nitride layer. When a covalent semiconductor crystal having almost no ionic bonding property, such as boron phosphide (BP) and boron arsenide (BAs), is used, an n-type or p-type low-resistance electrically conductive layer having a high carrier concentration can be formed. Moreover, in these compound semiconductors, semiconducting layers having a high carrier concentration can form even under an undoped state in which an impurity is not intentionally added.

[29] Particularly, the crystal layer 106, on which an ohmic electrode 108 is provided in the direction of picking up emission from the light-emitting layer 104 for penetrating light emitted from the light-emitting layer to the outside (in the Group-III nitride semiconductor device 1 shown in Fig. 1, i.e., in the

direction from the light-emitting layer 104 to the upper clad layer 105), is optimally constituted with a crystal layer having a large band gap which does not absorb but fully transmits the emitted light, namely, a boron phosphide crystal layer. Furthermore, in the case of an LED, a suitable material for transmitting the emitted light to the outside is a boron phosphide layer having a large band gap.

[30] The Group-III nitride semiconductor device 1 can be produced as follows. First, a Group-III nitride semi-conductor layer such as gallium nitride (GaN) is deposited on the surface of a substrate 101 by means of metal-organic chemical vapor deposition (MOCVD) to form a lower clad layer 102. Other examples of the method for growing a Group-III nitride semiconductor layer on the substrate surface include a halogen CVD, a hydride CVD and a molecular beam epitaxial (MBE) method. Thereafter, an n-type boron phosphide (BP) layer 103, a light-emitting layer 104 composed of n-type $\text{Ga}_{0.90}\text{In}_{0.10}\text{N}$ lattice matched to the BP layer 103, an upper clad layer 105 composed of a p-type GaN layer, and a p-type boron phosphide layer 106 are sequentially formed by the same growth method. When the layers 102 to 106 are formed by the same growth method, a stacked structure can be simply, readily and labor-savingsly formed. After completing formation of the stacked structure 11, the light-emitting layer 104, upper clad layer 105 and p-type boron phosphide layer 106 constituting the structure each is partially removed until the surface of the n-type boron phosphide layer 103 is exposed. On a partial region of the exposed n-type boron phosphide layer 103, an n-type

ohmic electrode 107 is provided. Thereafter, a p-type ohmic electrode 108 is disposed in contact with the surface of the p-type boron phosphide layer 106 on the upper clad layer 105, thereby producing a Group-III nitride semiconductor device 1 which is a pn-junction type double hetero (DH) structure LED.

[31] The boron phosphide layers 103 and 106 can be formed by the above-described vapor growth method, for example, by a normal-pressure (nearly atmospheric-pressure) or reduced-pressure MOCVD method using triethylborane (molecular formula: $(C_2H_5)_3B$)/phosphine (molecular formula: PH_3) as source materials. More specifically, according to the atmospheric-pressure MOCVD method, when the substrate temperature is set to about 1,000 to 1,200°C and the concentration ratio $(PH_3)/(C_2H_5)_3B$ of source materials supplied to the growth reaction system, i.e., V/III ratio, is set to, for example, about 1,000, an undoped p-type boron phosphide layer can be formed. When the substrate temperature is set to 750 to about 1,000°C, this is advantageous for obtaining an undoped n-type boron phosphide layer. Irrespective of the conduction type, the boron phosphide layer formed on a Group-III nitride semiconductor layer such as GaN has an effect of preventing misfit dislocation or dislocations present inside the Group-III nitride semiconductor layer such as GaN from propagating to the overlying layer.

[32] The misfit dislocations present inside the Group-III nitride semiconductor layer can be observed, for example, on a cross-sectional TEM (transmission electron microscope) image of a portion including the substrate

101, lower clad layer 102 and boron phosphide layer 103. On the junction interface 101a between the substrate 101 and the GaN layer constituting the lower clad layer 102, a large amount of misfit location is generated due to the lattice mismatching with the sapphire substrate 101. As the thickness of the GaN layer increases, the number of misfit dislocations per unit area, i.e., dislocation density, decreases, but in the region beneath the junction interface 102a with the boron phosphide layer 103, the dislocation density is still as high as about $1 \times 10^5/\text{cm}^2$. However, dislocations are prevented from extending at the junction interface 102a with the boron phosphide layer 103 and the invasion or propagation of dislocations inside the boron phosphide layer 103 is not observed. That is, the boron phosphide layer hetero-joined to the Group-III nitride semiconductor layer inhibits the propagation of dislocations from the Group-III nitride semiconductor layer.

[33] In general, the dislocation density is preferably about $1 \times 10^4/\text{cm}^2$ or less so as not to generate serious breakdown. According to the Group-III nitride semiconductor device 1 of this first embodiment, a boron phosphide layer having a low dislocation density of $1 \times 10^4/\text{cm}^2$ or less can be formed.

[34] Also, a {111}-oriented boron phosphide layer is preferably provided as the boron phosphide crystal layer 103 and/or 106 contacting the {0001}-surface of the Group-III nitride semiconductor crystal layer such as GaN used for the lower clad layer 102 and/or the upper clad layer 105.

[35] The lattice constant of zinc-blende structure boron mono phosphide suitably for the formation of boron phosphide crystal layer is 0.458 nm and lattice spacing between its {110}-planes nearly agrees with the a-axis lattice constant (0.319 nm) of Wurtzite structure GaN. In addition, the lattice spacing between {111}-planes of boron phosphide crystal nearly agrees with the half value of c-axis lattice constant (0.529 nm) of Wurtzite structure GaN. Accordingly, the {111}-oriented boron phosphide layer formed on the {0.0.0.1.}-surface of GaN becomes a good crystal layer having reduced misfit dislocation ascribable to lattice mismatching.

[36] Furthermore, a boron phosphide layer containing stacking faults along the $\langle 111 \rangle$ -crystal azimuth can be used as a good boron phosphide crystal layer having particularly reduced misfit dislocation. Also, a boron phosphide layer containing a {111}-twin with the twin boundary being a {111}-plane can be suitably used. The stacking fault or twin absorbs the misfit dislocation and therefore, dislocations are scarcely generated inside the boron phosphide layer. As a result, an ohmic electrode free of local breakdown can be formed. The boron phosphide layer containing stacking faults or twins is suitably grown at a rate (growth rate) of 10 nm/min or more by setting the substrate temperature to 750 to 1,200°C.

[37] Although not shown in this first embodiment, an amorphous layer containing boron and phosphorus can be provided between the Group-III nitride semiconductor crystal layer and the boron phosphide crystal layer. By providing an amorphous layer containing boron and phosphorus, a boron

phosphide layer having continuity can be obtained. The boron and phosphorus constituting amorphous layer provides a "growth nucleus" in the over growth of a boron phosphide crystal layer and contributes to the promotion of smooth growth of the boron phosphide crystal layer. At this time, the thickness of the amorphous layer is preferably from 2 to 50 nm. If the thickness exceeds 50 nm, formation of the boron phosphide crystal layer as a single crystal is disadvantageously inhibited. Whereas, the thickness is less than 2 nm, the amorphous layer cannot uniformly cover the entire surface of the Group-III nitride semiconductor layer. That is, the "growth nuclei" cannot be uniformly formed on the surface of the Group-III nitride semiconductor layer. A boron phosphide layer having a preferable continuous and flat surface therefore cannot be stably obtained. The amorphous layer containing boron and phosphorus can be obtained by means of the MOCVD method and by setting a low V/III ratio of 2 to 50 in the temperature range from 250 to 1,200°C. An X-ray or electron beam diffraction technique or the like to is available to confirm an amorphous feature of thus formed BP layer. Furthermore, the thickness of the layer can be exactly measured in practice, for example, by the cross-sectional TEM method.

[38] The boron phosphide layer on which an ohmic electrode is provided is made to have the same conduction type as that of the Group-III nitride semiconductor layer joined to the boron phosphide layer. For example, an n-type-ohmic electrode is disposed in contact with an n-type boron phosphide

layer which in turn is joined to an n-type Group-III nitride semiconductor layer.

[39] A second embodiment of the invention is described below. In this second embodiment, the upper layer part 20 has the structure shown in Fig. 2. More specifically, a p-type ohmic electrode 108 is disposed on p-type Group-III nitride semiconductor layer 112 via an upper p-type boron phosphide layer 110 and an n-type boron phosphide layer 111, which layers 110 and 111 both contact the p-type Group-III nitride semiconductor layer 112.

[40] This structure is advantageous in that the pn-junction formed between the n-type boron phosphide layer 111 and the p-type boron phosphide layer 110 inhibits a short pass of the device operating current from the p-type ohmic electrode 108 to the p-type Group-III nitride semiconductor layer 112 beneath the electrode 108. Also, the operating current can be diffused planar over a wide area of the p-type Group-III nitride semiconductor layer 112. The ohmic electrode 108 having a current blocking structure by virtue of such junction of p-type and n-type boron phosphide layers can be advantageously used for fabricating a Group-III nitride semiconductor LD. In order to realize the current blocking activity for the ohmic electrode having a low contact resistance, the thickness of each boron phosphide layer constructing the pn junction is preferably 50 nm or more. The layer thickness of each layer is also preferably 500 nm or less.

[41] The conduction types of the boron phosphide layer 111, boron phosphide layer 110, ohmic electrode 108 and Group-III nitride semiconductor

layer 112 may be reversed in this second embodiment. Furthermore, this structure may also be employed for an ohmic electrode 107 at the lower layer part 21 shown in Fig. 1.

EXAMPLES

[42] The present invention is described below by reference to the following Examples. However, the present invention should not be construed as being limited thereto.

Example 1

[43] In this Example, an LED having hetero-junction of a gallium nitride (GaN) layer and a boron phosphide layer was prepared. Fig. 3 shows schematically a cross-sectional structure of LED 2 of this Example. In Fig. 3, the same constituent elements as in Fig. 1 or 2 are shown by the same reference numerals.

[44] A sapphire having a (0.0.0.1.)-crystal face surface was used as the substrate 101. On the (0.0.0.1.) surface, a lower clad layer 102 constructed with an n-type GaN layer was deposited by an atmospheric-pressure MOCVD method using a trimethyl gallium ((CH₃)₃Ga)/ammonia (NH₃) source system. The gallium nitride (GaN) layer had a {0.0.0.1.}-crystal surface. The thickness of the lower clad layer 102 was 2.8×10^{-4} cm (=2.8 μm), and the carrier concentration of the layer 102 was 2×10^{18} cm⁻³.

[45] An undoped amorphous layer 109 containing boron and phosphorus was deposited on the lower clad layer 102. The amorphous layer 109 was deposited at 1,025°C by a atmospheric-pressure MOCVD method using a

(C₂H₅)₃B/PH₃/H₂ system. The layer thickness was 12 nm. On the amorphous layer 109, a boron phosphide crystal layer 103 was deposited at 1,025°C by an atmospheric-pressure MOCVD method using a (C₂H₅)₃B/PH₃/H₂ system. The boron phosphide layer 103 was an undoped n-type layer having a carrier concentration of $2 \times 10^{19} \text{ cm}^{-3}$ and the thickness thereof was 150 nm.

[46] On the boron phosphide layer 103, a light-emitting layer 104 composed of Ga_{0.90}In_{0.10}N was grown at 850°C by a atmospheric-pressure MOCVD method using a (CH₃)₃Ga/tri-methyl indium (molecular formula: (CH₃)₃In)/NH₃/H₂ system. The layer thickness was 50 nm and the carrier concentration was about $3 \times 10^{18} \text{ cm}^{-3}$. On the light-emitting layer 104, an upper clad layer 105 composed of p-type GaN was grown by the (CH₃)₃Ga/NH₃/H₂ atmospheric-pressure MOCVD method. The thickness of the upper clad layer 105 was 150 nm. The carrier concentration of the GaN layer constituting the upper clad layer 105 was about $6 \times 10^{17} \text{ cm}^{-3}$.

[47] After completing growth of the upper clad layer 105, the internal crystallographic structure of the lower clad layer 102, amorphous layer 109, boron phosphide layer 103 and light-emitting layer 104 constituting the stacked structure were examined by a cross-sectional TEM technique. According to the selected-area electron diffraction analysis, the lower clad layer 102 (GaN layer) provided on the (0.0.0.1.)-sapphire surface of the substrate 101 was a {0.0.0.1.}-oriented layer, and the boron phosphide layer 103 on the lower clad layer 102 (GaN layer) was a {111}-oriented layer. A

high resolution bright field contrast transmission electron microscopic image revealed that misfit dislocations were present in a large amount of about $5 \times 10^{11}/\text{cm}^2$ in the lower clad layer 102 near the junction interface 101a (Fig. 1) with the sapphire substrate 101. The dislocation density decreased to about $5 \times 10^9/\text{cm}^2$ in the region of the lower clad layer 102 near the junction interface 102a with the amorphous layer 109. At the junction interface 102a with the amorphous layer 109, dislocations from the lower clad layer 102 were inhibited from intruding inside the amorphous layer 109 and the boron phosphide layer 103. Therefore, misfit dislocation was scarcely observed in the boron phosphide layer 103. On the other hand, a stacking fault or a twin extending along the $\{111\}$ -crystal azimuth was present inside the boron phosphide layer 103. The stacking fault or the twin was generated from the junction interface 102a with the lower clad layer 102. It is considered that the dislocations are absorbed by the stacking fault or the twin, and dislocations were therefore scarcely present inside the boron phosphide layer 103.

[48] The stacking fault or the twin of the boron phosphide layer 103 partially intruded into the overlying $\text{Ga}_{0.90}\text{In}_{0.10}\text{N}$ light-emitting layer 104. However, by virtue of well matching between the lattice spacings of the $\{110\}$ -crystal plane intersecting with the surface of the $\{111\}$ -boron phosphide layer 103 and the a -axis lattice constant of $\text{Ga}_{0.90}\text{In}_{0.10}\text{N}$ constituting the light-emitting layer 104, dislocations were scarcely observed inside the light-emitting layer 104.

[49] Subsequently, partial regions of the GaN layer constituting the upper clad layer 105 and the light-emitting layer 104 were removed by means of selective patterning and plasma etching techniques, and thereby, the surface of the n-type boron phosphide layer 103 was exposed. On the exposed surface of the n-type boron phosphide layer 103, an n-type ohmic electrode 107 composed of a gold-germanium alloy (Au: 95 wt%-Ge 5 wt%) was disposed. The contact resistance of the Au-Ge ohmic electrode 107 was about $6 \times 10^{-6} \Omega/\text{cm}^2$. Meanwhile, when the Au-Ge ohmic electrode was provided in direct contact with an n-type GaN layer having the same carrier concentration, the contact resistance was about $10^{-3} \Omega/\text{cm}^2$. On the surface of the remaining upper clad layer 105, a p-type ohmic electrode 108 having a nickel oxide (NiO)/gold (Au) stacked structure was provided to fabricate a pn-junction DH structure LED 2.

[50] An operating current of 20 mA was passed in the forward direction between the n-type and p-type ohmic electrodes 107 and 108 to evaluate the emission properties of the LED chip 2 cut into a square with a one-side length of about 3.5×10^{-2} cm. The resulting emission properties are shown below.

[51] (1) Emission color: blue violet

[52] (2) Emission center wavelength: about 430 (nm)

[53] (3) Brightness (chip state): about 7 (mcd)

[54] (4) Forward voltage: about 3.8 (V) (provided that the forward current was 20 mA)

[55] (5) Reverse voltage: 12 V (provided that the reverse current was 10 μA)

[56] The n-type ohmic electrode 107 was provided in contact with the boron phosphide layer 103 having a low dislocation density. Therefore, short-circuit flow of the operating current to the underlying GaN layer could be prevented, and the operating current could be diffused over a wide area of the lower clad layer 102. As a result, it was confirmed from the near field emission image that light was emitted from almost the entire surface of the light-emitting layer 104 in LED 2.

Example 2

[57] In this Example, an LED in which both n-type and p-type ohmic electrodes were disposed on a boron phosphide layer was produced.

[58] Fig. 4 schematically shows a cross-sectional structure view of LED 3 of this Example. The same constituent elements as those in any of Figs. 1 to 3 are shown by the same reference numerals.

[59] Under the same conditions as in Example 1, layers 102 to 105 described in Example 1 were sequentially deposited on a (0.0.0.1.)-crystal surface of sapphire substrate 101. Thereafter, an undoped n-type boron phosphide layer 110 was deposited on the p-type upper clad layer 105. The n-type boron phosphide layer 110 was deposited at 850°C by an atmospheric-pressure MOCVD method using a $(\text{C}_2\text{H}_5)_3\text{B}/\text{PH}_3/\text{H}_2$ system. The carrier concentration was $1 \times 10^{19} \text{ cm}^{-3}$ and the layer thickness was 120 nm. After

completing growth of the n-type boron phosphide layer 110, only the circular region of the n-type boron phosphide layer 110 underlying beneath the subsequently formed p-type ohmic electrode 108 was left to remain. The planar area of the remaining n-type boron phosphide layer 110 was 1.2 times larger than bottom area of the circular p-type ohmic electrode 108. The n-type boron phosphide layer 110 disposed outside the vertically projected region of the p-type ohmic electrode was removed by plasma etching to expose the surface of the underlying p-type upper clad layer 105.

[60] Thereafter, an undoped p-type boron phosphide layer 111 was deposited to cover the remaining n-type boron phosphide layer 110 and the exposed surface of the p-type upper clad layer 105. The p-type boron phosphide layer 111 was also grown at 1,025°C by the same MOCVD method as shown above. The carrier concentration of the p-type boron phosphide layer was $2 \times 10^{19} \text{ cm}^{-3}$ and the thickness was 200 nm.

[61] Subsequently, the p-type boron phosphide layer 111, the upper clad layer 105 and the light-emitting layer 104 presented at a region for later forming an n-type ohmic electrode 107 were removed by selective patterning and plasma etching technique. After the removal of the layers 111, 105 and 104, an n-type ohmic electrode 107 composed of an Au-Ge alloy was formed on the exposed surface of the n-type boron phosphide layer 103. At the upper side of the remaining n-type boron phosphide layer 110, a circular p-type ohmic electrode 108 composed of gold-beryllium alloy (Au 99 wt%Be 1

wt%) and having a diameter of 1.3×10^{-2} cm ($=130$ μ m) was formed in contact with the surface of the p-type boron phosphide layer 111. The circular p-type ohmic electrode 108 was provided by aligning the center thereof with the center of the remaining n-type boron phosphide layer 110. In this way, a p-n junction DH structure LED 3 was fabricated. The contact resistance of the p-type ohmic electrode 108 was 5×10^{-6} Ω/cm^2 .

[62] According to observation by means of electron diffraction and cross-sectional TEM techniques, misfit dislocations were scarcely observed inside the n-type boron phosphide layer 110 joined to the surface of the p-type GaN layer constituting the upper clad layer 105 and inside the p-type boron phosphide layer 111 joined to the n-type boron phosphide layer 110. The dislocation density of the boron phosphide layers 110 and 111 was found to be $1 \times 10^4/\text{cm}^2$ or less. On the other hand, a stacking fault or a twin was present in parallel to the $\langle 111 \rangle$ -crystal direction of boron phosphide layers 110 and 111. Accordingly, the n-type and p-type ohmic electrodes 107 and 108 were formed on the boron phosphide layers 103 and 111 having greatly reduced misfit dislocations.

[63] An operating current of 20 mA was passed in the forward direction between the n-type and the p-type ohmic electrodes 107 and 108 to evaluate the emission properties of the LED chip 3 in a square form with a one-side length of about 4.0×10^{-2} cm. The resulting emission properties are shown below.

- [64] (1) Emission color: blue violet
- [65] (2) Emission center wavelength: about 440 (nm)
- [66] (3) Brightness (chip state): about 9 (mcd)
- [67] (4) Forward voltage: about 3.6 (V) (provided that the forward current was 20 mA)
- [68] (5) Reverse voltage: 15 V (provided that the reverse current was 10 μ A)
- [69] Both the n-type and the p-type ohmic electrodes 107 and 108 were provided in contact with the boron phosphide layers 103 and 111 having a low dislocation density, respectively. Therefore, LED 3 could exhibit a particularly excellent breakdown voltage property without generation even local breakdown. Furthermore, the pn-junction structure composed of the n-type and the p-type boron phosphide layers 110 and 111 was embedded under the p-type ohmic electrode 108. Therefore, short-circuit current flow from the p-type ohmic electrode 108 to the upper clad layer 105 underlying the electrode could be avoided, and the operating current could be diffused almost over the entire surface of the upper clad layer 105 through the p-type boron phosphide layer 111 provided almost over the entire surface of the p-type clad layer 105. As a result, light could be emitted from almost the entire surface of the light-emitting layer 104 of LED 3. In addition, the boron phosphide layer 111 on which the p-type ohmic electrode 108 was provided had a band gap of about 3.0 eV at room temperature. This was effective to penetrate satisfactorily light emission from the light-emitting layer 104 to the outside.

Effects of the Invention

[70] As described in the foregoing, in the Group-III nitride semiconductor device of the present invention, a boron phosphide crystal layer is provided between a Group-III nitride semiconductor crystal layer and an ohmic electrode, so as to prevent propagation and penetration of dislocations from the Group-III nitride semiconductor crystal layer. Accordingly, the ohmic electrode having reduced local breakdown and a low contact resistance can be formed, when the ohmic electrode is provided in contact with the boron phosphide crystal layer, and a Group-III nitride semiconductor light-emitting device having excellent voltage breakdown characteristics can be obtained.

[71] While the invention has been described in detail and with reference to specific embodiments thereof, it will be apparent to one skilled in the art that various changes and modifications can be made therein without departing from the spirit and scope thereof.

[72] This application is based on Japanese Patent Application No. P2002-306722 filed October 22, 2002, incorporated herein by reference in its entirety.